Part Number Hot Search : 
TFS155 85015 HA17339A SDZ36VG HC402 M29LV PVC2047 N5359
Product Description
Full Text Search
 

To Download APD-128G064D Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  document number: 37055 revision 05-dec-00 www.vishay.com 2 APD-128G064D vishay dale plasma panel display modules 128 x 64 graphics display with video interface, dc converter and drive circuitry features 128 x 64 pixel array for bright and vivid graphics. video interface. powerful software commands make display integration simple and efficient. + 8 to + 24 vdc display voltage. optical specifications pixel pitch: 0.040. pixel size: 0.020" [0.610] square. pixel array: 128 x 64. luminance: 50 foot lamberts typical. color: neon orange. refresh cycle: 120 hz typical. viewing angle: 150 cone. contrast ratio: 30:1 electrostatic caution vishay dale display panels use electrostatic sensitive components. these assemblies should be unpacked and handled in an esd controlled area only. when shipping use packing materials designed for protection of electrostatic sensitive components. vishay dale believes that the information described in this publication is accurate and reliable, and much care has been taken in its preparation. however, no responsibility, financial or otherwise, is accepted for any consequences arising out of the use of this information. the APD-128G064D is a dot matrix graphic display with an array of 128 x 64 pixels available. the module is composed of a highly reliable dc plasma display, video interface, dc converter and drive circuitry which are assembled to form a rugged, slim profile display sub-system. interface to the APD-128G064D is through a video interface. patented open construction display technology assures a stable, flicker free screen. environmental specifications operating temperature: 20 c to + 70 c. storage temperature: - 40 c to + 85 c. operating humidity: 95% rh non-condensing. mechanical shock: 30 g. vibration: 0.018" [0.457mm] displacement amplitude from 10-50hz, 2 g acceleration from 50 to 2000hz logarithmic sweep rate. mean time between failure: 60,000 hours. dimensions in inches [millimeters] 128 x 64 full field mounting holes 0.150 dia. 4 places 128 x 64 full field pixel size: 0.020 square pixel pitch: 0.040 ansiotropic connectors a c d b g h i j k l m n f e pin 1 of p2 pin 1 of p1 o p r q t u s component height a 0.150 [3.81] b 7.70 [195.58] c 5.00 [127.00] d 4.70 [119.38] e 3.55 [90.17] f 2.548 [64.72] g 0.150 [3.81] h 0.650 [16.51] i 1.45 [36.83] j 5.10 [129.54] k 6.80 [172.72] l 8.00 [203.20] m 0.925 [23.50] n 1.226 [31.14] o 0.062 [1.57] p 0.395 [10.03] q 0.040 [1.02] r 0.020 [0.508] s 0.970 [24.64] t 0.020 [0.508] u 0.040 [1.02] standard electrical specifications symbol vdc idc min. 8.0 0.15 typ. 12.0 0.4 max. 28.0 1.5 units v a description panel supply voltage panel supply current
www.vishay.com 3 APD-128G064D vishay dale document number: 37055 revision 05-dec-00 description of input signals dot clock: this signal enters the serial data on each low to high transition. a total of 128 dot clock transitions must be present for each line of column/anode data. serial data: this signal presents the pixel data in positive logic format. a logic one represents a lit pixel and a logic zero represents an extinguished pixel. data is entered from right to left. the first pixel data entered will represent the leftmost pixel in the row. column latch: this signal latches the pixel data into the driver outputs. when the column latch signal goes to logic one the data entered previously will fall through to the driver outputs. when the signal returns to a logic zero, the data is latched and the shift register is now ready to accept the next row of data. must be held low while entering new serial data. display enable: this signal enables the output drivers. using a duty cycle control, this signal may also be used for intensity control. the display enable must be at logic zero before the column latch signal transitions. to avoid display blurring, the row clock signal should also transition while display enable is a logic zero. it is recommended that this signal remain low for 10 s minutes. row data: this signal is the first line marker for the scan. this input should be held high to correspond to the first row of pixel data. row clock: this signal clocks row data on the falling edge. the row clock signal is repetitive and must be present for proper scanning of the display module. the APD-128G064D has a unique input protection circuit that assures the column drivers stay blanked on power up. the protection circuit unblanks the column drivers when the row clock signal begins (i.e. the display begins scan- ning). this information is subject to change without notice. signal description pin function description 1 dem display enable signal 3 rdata row driver data input 5 rclk row clock 7 latch column latch 9 dot clk dot clock 11 sdata serial column data * gnd common ground power supply connection connector pin signal j1 1 + 12 vdc 2 ground 3 ground 4 n/c *note: the maximum vdc draw denotes a power up condition when the dc converter starts. typical duration is 15-30 ms. vdc + 12 v 0.6 v 1.5 a max.*, 0.4 a typ. power supply: (recommended) display enable logic and data timing serial data dot clock t 7 1st bit of row will appear in leftmost column 01 2 126 127 t 6 t 5 positive edge x 192 row data row clock display enable 0 t 2 t 1 t 4 1 63 62 2 1 0 63 62 2 1 001 row clock column latch t 3 parameter minimum typical maximum units t 1 130 112 ns t 2 75 1000 us t 3 16.6 14.3 us t 4 5 20 200 hz t 5 25 ns t 6 75 ns t 7 75 ns ordering information description part number display unit ........................................................ APD-128G064D non-glare filter (amber cp) ...................................... 280109-19 video controller (+ 5v) .................................................. pds-500 video controller (+ 12v) ............................................. pds-500-1 applicable mating connectors manufacturer part number to power input (p1) ........... molex .................. 09-50-3081 molex .................. 09-06-5087 amp ....................... 640428-8 methode .................. 3300-108 to logic input (p2) ............. molex .................. 39-27-1146 robinson nugent....ids-c14pk-tc amp ...... 746195-2, 746582-2 3m .... 3314-5002, 3314-5202 vishay dale power connector kit 280108-05 vishay dale data connector kit 280108-0 5


▲Up To Search▲   

 
Price & Availability of APD-128G064D

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X